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VARIABLEWIDTH PULSE INTEGRATOR 
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the United States of America as represented by the 
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US. CL 307-234 9 Claims 
ABSTRACT OF THE DISCLOSURE 
A solid state device for converting variable-width pulses 
into an analog voltage. Two capacitors are alternately 
charged with a constant current during the durations of 
said variable-width pulses. The two1 capacitors are dis- 
charged during the times that they are not being dis- 
charged. The charged capacitors are selectively applied to 
the output of the device to provide the desired output 
analog voltage. 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government for 
governmental purposes without the payment of any royal- 
ties thereon or therefor. 
The invention relates generally to an integrator and 
more specifically concerns a solid state integrator for con- 
verting variable width pulses into an analog voltage. 
In an electronic instrument where pulses are generated 
whose widths are proportional to some desirable parame- 
ter, a device is needed for producing an analog voltage 
having a magnitude indicative of the pulse widths. The 
infrared horizon scanner disclosed in U.S. Patent No. 
3,038,077 is an instrument that creates a need for such 
a device, The output of this instrument is pulses whose 
widths are directly proportional to the attitude error of 
a space vehicle with respect to a planetary body. Integra- 
tion of these pulses, for use with an attitude control sys- 
tem, is exceedingly difficult since the duty cycle (time 
between pulses versus pulse width) is extremely small at 
the point of interest (where attitude error approaches 
zero). 
In conventional R-C integrators, duty cycle is a parame- 
ter which directly effects voltage fluctuations, or ripple. 
This undesirable ripple approaches the maximum at zero 
duty cycle. 
Another prior art integrator uses two capacitors which 
are alternately charged and read. While one capacitor is 
being charged, the other is being read through a high input 
impedance circuit. The charge and read path are switched 
by a DPDT relay which is operated at the end of each 
pulse. Since relays have a limited operating lifetime, draw 
appreciable pawer, and cannot be switched in much less 
than two milliseconds, an integrator that uses them is 
undesirable for space applications. 
It is therefore an object of this invention to provide 
a solid state integrating circuit for converting variable- 
width pulses to analog voltages. 
Another object of this invention is to provide an in- 
tegrator that has a very low ripple content in the low duty 
cycle range. 
A further object of this invention is to provide an in- 
tegrator for converting variable-width pulses into an ana- 
log voltage in which there is no time lag, or hysteresis, 
between the input and the output of the integrator. 
Still another object of the invention is to provide an 
integrator, for converting pulse widths into an analog 
voltage, which has a low power consumption and a long 
lifetime for use on a spacecraft. 















pulse width integrator which has a low ripple content in 
its output over the entire range of the integrator. 
The present invention is an integrator which operates 
similar to the two-capacitor integrator mentioned above. 
The invention consists essentially of two electrical circuits 
including a capacitor in each circuit. The input pulses are 
applied to a constant current network which produces a 
constant current in each of said two electrical circuits 
during the durations of the input pulses. The magnitude of 
this constant current is independent of the amplitudes 
of the input pulses. A bistable multivibrator in combina- 
tion with two diodes provide means for alternately charg- 
ing the two capacitors with the constant current in the 
two circuits. The bistable multivibrator in combination 
with two other capacitors and two silicon controlled 
switches provide means for alternately discharging the 
two capacitors. An OR gate is connected to the two ca- 
pacitors so that the greater voltage across the two ca- 
pacitors is applied to the output of the integrator. The 
amplitude of this output voltage is proportional to the 
widths of the input pulses. 
Other objects and advantages of this invention will 
further become apparent hereinafter and in the single 
drawing which is a schematic diagram of the invention. 
In describing the preferred embodiment of the invention 
illustrated in the drawing, specific terminology will be 
resorted to for the sake of clarity. However, it is not 
intended to be limited to the specific terms so selected, 
and it is to be understood that each specific term includes 
all technical equivalents which operate in a similar man- 
ner to accomplish a similar purpose. 
Turning now to the specific embodiment of the inven- 
tian selected for illustration in the drawing, the numbers 
11 and 12 designate the input terminals to the integrator. 
A resistor 13 and a resistor 14 are connected in series 
between terminals 11 and 12. The junction of resistors 13 
and 14 is connected to the base of an NPN transistor 15 
whose emitter is connected directly to ground. A resistor 
16 and a resistor 17 are connected in series between a 
power source and the collector of transistor 15. The junc- 
tion of resistors 16 and 17 is connected to the base of a 
PNP transistor 18 whose emitter is connected directly to 
the power source. The collector of transistor 18 is con- 
nected to the collector of an NPN transistor 19, and to 
a bistable multivibrator 21 including NPN transistors 
22 and 23. The collector of transistor 18 is also connected 
to the base of transistor 19 through a resistor 2.1 and a 
diode 25, and through a resistor 26 and a diode 27. The 
junctian of resistor 24 and diode 25 is connected to the 
emitter of transistor 19 through a Zener diode 28 and a 
variable resistor 29; and the junction of resistor 26 and 
diode 27 is connected to the emitter of transistor 19 
through a Zener diode 30 and a variable resistor 31. 
The junction of Zener diode 28 and variable resistor 29 
is connected through a diode 32 to the collector of transis- 
tor 23 and also the junction is connected through diodes 
33 and 34 to the base of an NPN transistor 35. The junc- 
tion of Zener diode 30 and variable resistor 31 is con- 
nected through a diode 36 to the collector of transistor 22 
and also the junction is connected through diodes 37 and 
38 to the base of transistor 35. Zener diodes 28 and 30 
and diodes 33 and 37 should be matched. A capacitor 39 
and a silicon controlled switch 40 are each connected from 
the junction of diodes 33 and 34 to ground. A capacitor 
41 and a silicon controlled switch 42 are each connected 
from the junction of diodes 37 and 38 to ground. Silicon 
controlled switches 40 and 42 each has a high impedance 
except when a pasitive voltage is applied to its terminal. 
Then it has a low impedance. A capacitor 43 is connected 
' O  between the collect& of transistor 23 and the control 
terminal of silicon controlled switch 40; and a capacitor 
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44 is cionnected between the collector of transistor 22 and across terminals 46 and 47. The amplitude of this output 
the control terminal of silicon controlled switch 42. The voltage is proportional to the width of the input pulse. 
collector of transistor 35 is connected ldirectly to the power The pulse at the collector of transistor 18 is applied to 
source. Output terminals 46 and 47 are connected across the junction of capacitors 50 and 51. Consequently, at the 
a resistor 48 and a resistor 49, the junction of which is conclusion of this first pulse, a sharp negative pulse is pro- 
connected to the emitter of transistor 35. duced between the junction of capacitor 50 and resistor 
Multivibrator 21 is a conventional type multivibrator 52. This pulse is applied through diode 54 to the base Of 
except that it contains circuitry to enable it to be triggered transistor 23 which causes transistor 23 to cut off. When 
on the trailing edge of a pulse. This circuitry is capacitors transistor 23 is cut off, transistor 22 automatically be- 
50 and 51, resistors 52 and 53, and diodes 54 and 55. Sup- comes conductive. When the second input pulse is applied 
pose that transistor 23 is conducting and transistor 22 is to terminals 11 and 12, the collector of transistor 22 is 
not cunducting, and a positive pulse is applied to the junc- connected to ground, allowing the current at the junction 
tion of capacitors 50 and 51. The circuit through capaci- of Zener diode 30 and variable resistor 31 to flow through 
tor 50, resistor 52 and transistor 23 to ground forms a diode 36 to ground. Diode 37 prevents capacitor 41 from 
differentiating circuit which produces a sharp negative 15 discharging through diode 36. Since traasistor ‘23 is now 
pulse at the trailing edge of the positive pulse. This sharp cut off, the collector of transistor 23 is at a high positive 
negative pulse is applied through diode 54 to the base of potential which biases diode 32 so that the current at the 
transistor 23 to cut off transistor 23 and cause transistor junction of Zener diodes 28 and variable resistor 29 will 
22 to become conductive. The trailing edge of the next flow through diode 33 into capacitor 39 and charge it. 
positive pulse produces a sharp negative pulse at the 20 At the termination of the second pulse a sharp negative 
junction of capacitor 51 and resistor 53 which is applied pulse is produced at the junction of capacitor 51 and 
through diode 55 to the base of transistor 22 to cut it off resistor 53 which is applied through diode 55 to the base 
and cause transistor 23 to again become conductive. of transistor 22 which causes transistor 22 to cut off. 
The circuitry consisting of transistor 19, Zener diodes When transistor 22 is cut off, its collector voltage becomes 
28 and 30 and variable resistors 29 and 31 is a constant 25 positive and transistor 23 automatically becomes conduc- 
current circuit. Resistors 24 and 26 are Zener-bias re- tive. This rise in voltage on the collector of transistor 22 
sistors. This circuitry insures the linearity of the output is applied through capacitor 44 to the control terminal of 
voltage with respect to the width of the input pulses. silicon controlled switch 42 which lowers the impedance 
Each time an input pulse is applied to input terminals 1 across the switch. This allows capacitor 41 to discharge 
and 12 a constant current is produced at the junction of 30 through the switch to ground. At this’time, the voltage 
Zener diode 28 and variable resistor 29 and at the junc- across capacitor 39 is proportional to the width of the 
tion of Zener diode 30 and variable resistor 31. These cur- second input pulse. This voltage across capacitor 39 is 
rents are present throughout the duration of each pulse. applied through diode 34 to the base of transistor 35 
The magnitudes of the currents can be regulated by re- which produces a voltage at output terminals 46 and 47 
sistors 29 and 31. 
Diode 33 prevents capacitor 39 from discharging When the third input pulse is applied to input terminals 
through resistors 29 and 20 to ground and diode 37 pre- 11 and 12 the resulting constant current at the junction 
vents capacitor 41 from discharging through resistors 31 of Zener diode 28 and variable resistor 29 passes through 
and 20 to ground. Diodes 34 and 38 form an OR gate diode 32 and transistor 23 to ground. The current at the 
which insures that the higher of the two voltages across 40 junction of Zener diode 30 and variable resistor 31 passes 
capacitors 39 and 41 is applied to the base of transistor through diode 37 and charges capacitor 41. This process 
35. Transistor 35 is connected in an emitter-follower cir- continues for each additional input pulse. It should be 
cuit to provide a high impedance to prevent discharging noted that from the termination of the first pulse to the 
of capacitors 39 and 41, while maintaining a relatively termination of the second pulse the voltage across output 
low output impedance. 45 terminals 46 and 47 is proportional to the width of the 
In operation when a first input pulse is applied to input first pulse; and from the termination of the second pulse 
terminals 11 and 12, it causes the base of transistor 15 to to the termination of the third pulse the output voltage is 
become positive which causes the transistor to conduct proportional to the width of the second pulse. As can be 
and produce a voltage drop across resistor 16. The only seen the output of the integrator is always proportiond 
requirement made of the input pulse is that it has a fall 50 to the width of the last input pulse applied to it. This out- 
time sufficiently fast to trigger multivibrator 21 and an put will be present from the termination of the last input 
amplitude great enough to saturate transistor 15. The pulse until the termination of the next input pulse. The 
voltage drop across resistor 16 causes transistor 18 to output of the integrator can be considered as an integral 
conduct and produce a positive voltage at its colIector. function of the input on a single pulse basis, or as an 
This positive voltage is applied to the constant current 55 RMS (root mean square) equivalent of a series of evenly 
network consisting of transistor 19, Zener diodes 28 and spaced pulses. 
30 and variable resistors 29 and 31. Consequently, cur- The advantages of the integrator that constitutes this 
rents appear at both the junction of Zener diode 2% and invention are numerous. Its output is linearly propor- 
variable resistor 29, and the junction of diode 30 and tional to the width of the input pulses; it is operable for 
variable resistor 31. At the time the first input pulse is 60 extremely small duty cycles; the output has a very low 
applied to the input terminals one of the transistors in ripple content over the entire range of the integrator; it 
multivibrator 21 is conducting. Let US assume that the has a low power consumption and a long lifetime making 
one that iS conducting is transistor 23. Then the collector it desirable for space applications; and fiere is no time 
of transistor 23 is approximately at ground potential which lag, or hysteresis, between its input and output. 
allows the current at the junction of Zener diode 28 and 65 It is to be understood that the form of the invention 
variable resistor 29 to flow through diode 32 to ground. herewith shown and described is to be taken as a pre- 
At the same time, the collector of transistor 22 is at a ferred embodiment. Various changes may be made in the 
positive potential which biases diode 36 SO that it has a shape, size, and arrangement of parts. For example, 
very high impedance. Thus, the current at the junction of equivalent elements may be substituted for those illus- 
Zener diode 30 and variable resistor 31 flows through 70 trated and described herein, parts may be reversed, and 
diode 37 into capacitor 41, thereby charging the capacitor. certain features of the invention may be utilized inde- 
At the end of this first pulse, a voltage appears across the pendently of the use of other features, all without de- 
capacitor 41 that is proportional to the duration of the parting from the spirit or scope .of the invention as de- 
pulse. This voltage is applied through diode 38 to the fined in the subjoined claims. Although the integrator is 
base of transistor 35 thereby prQducing an output voltage 75 intended for indicating position is a spacecraft attitude 
35 proportional to the width of the second input pulse. 
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sensing system, it could prove useful in any similar ap- means including said multivibrator for discharging said 
plication where low duty cycles might be encountered. second capacitor while said multivibrator is in its said 
For example, it may convert voice modulated variable- one state and for discharging said first capacitor while 
width pulses or telemetered variable-width pulse intelli- said multivibrator is in its said other state; and means for 
gence to analog voltage changes over narrow bandwidth applying the larger of the two voltages across said first 
channels. and second capacitors to the output of said integrator 
What is claimed as new and desired to be secured by whereby the amplitude of the voltage output of said inte- 
Letters Patent of the United States is: grator is directly proportional to the widths of the input 
1. A variable-width pulse integrator comprising: means pulses. 
receiving the input pulses to be integrated, for producing 10 5. A variable-width pulse integrator according to claim 
a constant current during the durations of said input 4 wherein said bistable multivibrator includes means that 
pulses that is independent of the amplitudes of the input causes it to change state at the terminal end of each in- 
pulses; a first and a second capacitor means; means for put pulse. 
alternately charging said first and second capacitor means 6. A variable-width pulse integrator according to claim 
with said constant current during the durations of said 15 4 wherein said means for steering the constant current in 
input pulses; means for discharging each capacitor dur- said first and second electrical circuits into said first and 
ing the time that it is not being charged; and means for second capacitors includes two diodes. 
applying the larger of the voltages across said first and 7. A variable-width pulse integrator according to claisn 
second capacitor means to the output of said integrator 4 wherein said means for applying the larger of the two 
whereby the amplitude of the voltage at the output of 20 voltages across said first and second capacitors to the 
said integrator is proportional to said input pulses. output of said integrator includes an OR gate. 
2. A variable-width pulse integrator according to claim 8. A variable-width pulse integrator according to claim 
1 wherein said means for alternately charging said first 4 wherein said means for discharging said first and sec- 
and second capacitor means includes a bistable multi- ond capacitors includes a first switch connected across 
vibrator. 25 said first capacitor and a second switch connected across 
3. A variable-width pulse integrator according to claim said second capacitor with both switches being controlled 
1 wherein said means for applying the larger of the volt- by said multivibrator. 
ages across said first and second capacitor means to the 9. A variable-width pulse integrator according to claim 
output of said integrator includes an OR gate. 8 wherein said first and second switches are silicon con- 
first electrical circuit including a first capacitor; a second References Cited 
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